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Abstract. In 1996, the differential current conveyor (DCCII)
was introduced as a versatile active element with current dif-
ferencing capability. Therefore, in this study, the usefulness
of the DCCII is shown on six novel lossless grounded induc-
tance simulator circuits. Proposed circuits simultaneously
employ minimum number of elements, i.e. single DCCII, one
capacitor, and two resistors. No passive element matching
restriction is needed and all solutions are electronically tun-
able in case that one of resistors is replaced by MOSFET-
based voltage-controlled resistor. The internal structure of
the active element has been implemented using the TSMC
0.25 µm SCN025 CMOS process BSIM3v3.1 parameters.
Firstly, the performance of the selected inductor simulator
is evaluated and subsequently verified in the design of 5th-
order high-pass ladder and 2nd-order frequency filters. In
addition, experimental results using commercially available
AD844/ADs are given to verify the theoretical analysis and
SPICE simulations.
Keywords
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lator, ladder filter, lossless grounded inductor.
1. Introduction
In the literature several lossless (pure) synthetic induc-
tance simulators have been proposed since direct physical
implementation of inductors on an integrated chip may not
satisfy performance requirements of the circuits in compar-
ison to resistors and capacitors in the integrated circuit (IC)
realization point of view. For example, they have larger chip
area than other passive circuit elements when high induc-
tance values are needed. Therefore, during last few decades
the design of synthetic inductors has received considerable
attention. The most famous inductance simulators were pro-
posed by Ford & Girling [1] and Antoniou [2] in 1966 and
1969, respectively. Both realizations utilize two Op-Amps
and four passive elements to obtain an inductor. How-
ever, compared to Op-Amps, current conveyors (CCs) and
other high-performance active building blocks (ABBs) pro-
vide many advantages such as greater linearity, wider band-
width, and better dynamic range [3]. In 1978, the Ford &
Girling inductor equivalent using CCs was introduced by
Soliman [4] and it became a key reference to many other
inductance simulators available in the literature that have
been obtained by its modification in order to realize an ideal
inductor. During last few decades many lossless grounded
synthetic inductor topologies have been proposed in the lit-
erature [5]–[18], [30] and their performance is summarized
in Tab. 1. For example, the grounded lossless inductance
simulators based on second and first-generation current con-
veyor in [5]–[7] employ single capacitor and respectively
four, three, and four resistors. In [8] and [9], novel simulated
inductors employing a single novel CCs so-called minus-
type modified inverting first- and second-generation current
conveyor (MICCI– / MICCII–) are introduced. These induc-
tors employ minimum number of active and passive com-
ponents, but both require passive component matching con-
straint. Another minimum active and passive elements-based
grounded inductor with passive component matching con-
straint employing plus-type gain-variable third-generation
current conveyor (GVCCIII+) is proposed in [10]. Although
the single fully differential second-generation current con-
veyor (FDCCII)-based circuits reported in [11] also em-
ploy minimum number of components, passive component
matching constraints and excessive number of transistors in
the used FDCCII structure make these circuits unpractical.
Similarly, the dual-X second-generation current conveyor
(DXCCII)-based inductor simulators in [12]–[14] also re-
quire passive component matching. The operational tran-
sresistance amplifier (OTRA) has also received consider-
able attention, which resulted in recently published works
[15]–[17]. Circuits in [15] employ two OTRAs, while in
[16] and [17] one OTRA and voltage buffer (VB) or only
single OTRA is used, respectively. As drawback of solu-
tions [16] and [17] the usage of two capacitors can be men-
tioned. Finally, the single positive four-terminal-floating-
nullor (PFTFN) based lossless grounded inductance simu-
lation circuit is worth to be mentioned [18], in which a com-
plex resistor matching can be highlighted as the drawback.
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Reference Year
No. and type No. of No. of No. of Passive element
of ABBs transistors capacitors resistors matching constraints
[5] - Fig. 1 1978 1 CCII+ – 1 4 Yes
[6] - Figs. 2 (a), (b) 2004 1 CCI 12∗ 1 3 Yes
[7] - Fig. 2(a) 2012 1 CCI 26∗ 1 4 Yes
[8] - Fig. 1 2007 1 MICCI– 34 1 2 Yes
[9] - Fig. 2 2005 1 MICCII– 8 1 2 Yes
[10] - Fig. 3(a) 2006 1 GVCCIII+ 26 1 2 Yes
[11] - Figs. 2(b)-(e) 2010 1 FDCCII 92∗ 1 2 Yes
[12] - Fig. 2(b) 2010 1 DXCCII 48 1 2 Yes
[13] - Figs. 2 (a), (c)-(f) 2011 1 DXCCII 28 1 2 / 3 Yes
[14] - Fig. 3(a) 2012 1 DXCCII 29∗ 1 3 Yes
[15] - Figs. 2(a), (b) 2011 2 OTRA 28 1 5 Yes
[16] - Fig. 5 2012 1 OTRA, 1 VB D 2 2 Yes
[17] - Fig. 2 2013 1 OTRA 14 2 3 Yes
[18] - Fig. 1 2010 1 PFTFN 32∗ 1 4 Yes
[30] - Figs. 2(a), (b) 2012 1 DCCII 27∗ 1 2 Yes
This work - Figs. 2(a)-(f) 2013 1 DCCII 34 1 2 No
Tab. 1. Comparison of previously published lossless grounded inductance simulators (Notes: – Not mentioned; ∗ Ideal current source(s) are
assumed; D Direct ICs are used).
In 1996, the differential current conveyor (DCCII) was
introduced by Elwan and Soliman as the first active ele-
ment with current differencing capability [19]. In fact, the
DCCII combines the simplicity of the classical CCII [20]
with current differencing feature of the conventional current
differencing buffered amplifier (CDBA) [21]. Therefore, the
DCCII looks like a CDBA for current differencing operation,
but it has an additional voltage terminal like CCII, which has
high-input impedance. Unfortunately, in the literature it has
not received as much attention as the CDBA yet and up to
now only few DCCII-based applications are published [22]–
[30]. Our short study showed that only [30] deals with loss-
less grounded inductance simulator design. Although the
circuits in [30] seem to be very attractive inductance simula-
tors, similarly to above discussed works [5]-[18], the passive
element matching restriction brings a drawback to it. There-
fore, the aim of this work is to increase the variety of DCCII
circuits in the literature with introduction of six novel loss-
less grounded synthetic inductors that simultaneously pro-
vide the following important features:
(i) employ minimum number of active and passive com-
ponents,
(ii) no passive element matching restriction is required in
any of presented circuits,
(iii) circuits are electronically tunable, if the grounded re-
sistor is replaced by metal–oxide–semiconductor field-
effect transistor (MOSFET)-based voltage-controlled
resistor (VCR) [31], [32],
(iv) and they show versatility of the DCCII in the induc-
tance simulator configuration.
The performance of the active element and inductors
are verified using SPICE software. The application possibil-
ity of selected inductance simulator is subsequently shown
on the design of the 5th-order high-pass and 2nd-order three
function filters. In addition, experimental results are given
to prove the operation of a 2nd-order high-pass Butterworth
filter.
2. Circuit Description
The DCCII [19] is a five-terminal analog building
block, whose circuit symbol is shown in Fig. 1. The differ-
ence of the currents at the XP and XN terminals is reflected
to the Z terminals. The voltage potential of the Y termi-
nal is copied to the XP and XN terminals. Considering the
non-idealities caused by the physical implementation of the
DCCII, it is described with the following hybrid matrix:
vXN
vXP
iZ+
iZ−
iY
=

0 0 βN
0 0 βP
αP −αN 0
−αN αP 0
0 0 0

 iXPiXN
vY
 (1)
where βi and αi for i=N,P represent the voltage and current
gains of the DCCII that are ideally equal to unity.
Y
XN
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DCCII
iXP
iXN
iY
vXP
vXN
vY Z+
iZ+
Z–
iZ–
Fig. 1. Circuit symbol of the DCCII.
The proposed circuits realizing grounded inductor sim-
ulators employing single DCCII, single capacitor, and two
resistors are shown in Figs. 2(a)–(f). Considering ideal
DCCII (βN = βP = 1 and αN = αP = 1), routine circuit anal-
yses yield the following input impedance for all six variants:
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Fig. 2. Proposed lossless grounded inductance simulators using single DCCII.
Zin =
Vin
Iin
= sLEq = sCR1R2. (2)
Passive sensitivities of the proposed circuits are
|SLEqR1, R2, C| = 1. In case of circuits shown in Figs. 2(c) and
(e) the connected capacitor to the X-terminal of DCCII will
affect circuit operation since it is in series with parasitic RX,
which is a disadvantage of these inductance simulator re-
alizations. It is also worth noting that although each pro-
posed circuit employs floating capacitor, but they can be
realized easily with a current IC process that offers double
poly (poly1-poly2) or metal-insulator-metal (MIM) capaci-
tor [33].
3. Simulation Results
The CMOS implementation of the DCCII shown in
Fig. 3 [26] was used to verify operation of the selected
grounded inductance simulator. Unlike DCCII design that
includes 21 transistors in [19], the DCCII in [26] uses
34 transistors. However, it has very high output impedance
due to active feed-back cascade current mirrors. In Fig. 3,
as explained in [26], the input currents iXN and iXP are ap-
plied to the drain of transistors M12 and M14, respectively.
The Y terminal voltage is applied to the gate of transistors
M2 and M5. Because M1, M2, M5, and M6 are matched
transistors; the voltage at Y terminal is conveyed to the ter-
minals XN and XP. The difference between the XP and
XN currents is conveyed to the Z terminals by the mirror-
Transistors W(µm)/L(µm) Transistors W(µm)/L(µm)
M1,2,5,6 50/0.5 Other PMOS 100/0.5
M3,4,7,8 5/0.5 Other NMOS 10/0.5
Tab. 2. Aspect ratios of the MOS transistors in DCCII shown in
Fig. 3.
Parameter Value
Linearity vXN/vY, vXP/vY (V) both –0.8→ +1.25
Linearity iZ+/iXN, iZ–/iXP (mA) –0.8→ +0.9
Linearity iZ+/iXP, iZ–/iXN (mA) –1.9→ +0.9
vXN/vY, vXP/vY gains (βN, βP) both 1.007
iZ+/iXN, iZ–/iXP gain (αN) 0.9645
iZ+/iXP, iZ–/iXN gain (αP) 0.9885
vXN/vY, vXP/vY f–3dB (GHz) both 1.975
iZ+/iXN, iZ–/iXP f–3dB (GHz) 2.099
iZ+/iXP, iZ–/iXN f–3dB (GHz) 1.497
Tab. 3. Main parameters of the proposed DCCII given in Fig. 3.
ing action of transistors M15–M18 and M19–M22. Transistors
M23–M34 form the accurate active-feedback CMOS cascode
current mirrors of the output stages. In the SPICE simula-
tions TSMC 0.25 µm SCN025 CMOS process BSIM3v3.1
parameters were used [34]. The DC supply voltages used
are +VDD =−VSS = 1.25 V and Vb = 0.25 V. The transistor
aspect ratios are given in Tab. 2. The total power consump-
tion of the DCCII is 22.8 mW.
The selected grounded inductance simulator from
Fig. 2(d) was designed with the following passive element
values: R1 = 4 kΩ, R2 = 7.5 kΩ, and C = 10 pF, which ac-
cording to (2) corresponds to the value of the inductance of
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Fig. 3. A CMOS implementation of the DCCII [26].
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Fig. 4. Theoretical and simulated magnitude and phase re-
sponses of the impedance of the proposed lossless
grounded inductance simulator shown in Fig. 2(d) rela-
tive to frequency for LEq = 0.3 mH.
MR1
Vin
MR2
Iin
RMOS
+VC
–VC
Fig. 5. Grounded resistor using two MOSFETs and two sym-
metrical power supplies [31], [32].
LEq = 0.3 mH. Note that capacitors with larger values than
10 pF are not practical because of the large substrate area
consumed [35]. The theoretical and simulated magnitude
and phase responses are shown in Fig. 4. As it can be seen
from Fig. 4, the magnitude of impedance increases with the
frequency and the useful frequency range for this circuit
is approximately from 30 kHz to 10 MHz. Wider operat-
ing frequency range can be achieved using frequency im-
provement methods proposed in [36]–[38], where negative
impedance converters (NICs) are with advantage used for
eliminating the parasitic of simulated inductors and thus en-
hancing their frequency performance. As it can be seen from
the referred equivalent inductor simulator circuits, the reduc-
tion of rs effects is achieved by adding −rs in series connec-
tion, thus the low-frequency performance is improved con-
siderably [36]–[38]. In the same way, C′p =Cp and R′p = Rp
together with an additional NIC are used to improve high-
frequency performance of the circuit.
All circuits in Fig. 2 have the advantage of employing
grounded resistor, which can be replaced by two MOSFET-
based VCR shown in Fig. 5 [31], [32] that resistance can
be calculated as RMOS = Vin/Iin = L/[2µCOXW (VC−VT )],
where µ is carrier mobility, COX is the gate capacitance per
unit area, VT is threshold voltage, and W and L are the chan-
nel width and length, respectively. In simulations, W/L ra-
tios of both MOSFETs were selected as 0.5 µm/2 µm while
keeping values of R1 and C given above. Fig. 6 shows
impedance values relative to frequency of the circuit from
Fig. 2(d) with three different values of control voltages VC,
while the controllability of LEq with respect to the control
voltage VC from 0.6 V to 1.8 V is shown in Fig. 7. Simula-
tions confirmed that the simulated inductance can easily be
adjusted by control voltage VC from 2.1 mH to 0.34 mH.
The functionality of the proposed inductance simula-
tor in Fig. 2(d) was tested on a 5th-order high-pass LC pas-
sive ladder prototype shown in Fig. 8. In the design the pas-
sive elements were selected as C1 =C2 = 5 pF, C3 = 10 pF,
RL = 10 kΩ, RS = 10 kΩ, and synthetic inductors LEq1 =
400 µH,
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Fig. 6. Simulated magnitude responses of the impedance of the
proposed lossless grounded inductance simulator shown
in Fig. 2(d) relative to frequency for different VC .
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Fig. 7. Controllability of LEq with respect to the control voltage
VC .
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Fig. 8. 5th-order high-pass ladder filter prototype.
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Fig. 9. Ideal and simulated frequency response of the 5th-order
high-pass filter.
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Fig. 10. Parallel resonant circuit prototype.
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Fig. 11. Theoretical and simulated low-pass (LPF), high-pass
(HPF), and band-pass (BPF) responses of the parallel
resonant circuit.
LEq2 = 800 µH, which results in a cut-off frequency of
2.25 MHz. For the realization of LEq1, passive element
values were chosen as R1 = 10 kΩ, R2 = 40 kΩ, and
C = 1 pF while passive elements employed in LEq2 had val-
ues R1 = 20 kΩ, R2 = 40 kΩ, and C= 1 pF. Both theoretical
and simulated 5th-order high-pass ladder filter responses are
shown in Fig. 9.
In addition, to show another application of the pro-
posed inductance simulator a current-mode multifunction fil-
ter was designed and simulated. The basic cell is an inductor
simulator LEq in parallel with a capacitor C and resistor R to
form a resonant circuit as it is shown in Fig. 10. The res-
onant circuit is designed with element values: C = 10 pF,
R = 10 kΩ, and LEq = 1 mH, which result in a pole fre-
quency of fp ∼= 1.59 MHz. The LEq from Fig. 2(b) is com-
posed by R1 = 20 kΩ, R2 = 50 kΩ, and C = 1 pF. Sim-
ulated low-pass (ILP), high-pass (IHP), and band-pass (IBP)
responses of the parallel resonant circuit are given in Fig. 11.
The simulation results agree well with theoretical results.
4. Experimental Results
In addition to the simulations, in order to verify the
above given theoretical analysis, the proposed inductor sim-
ulator in Fig. 2(d) is designed with passive element values
of R1 = R2 = 1 kΩ, C = 10 nF. For the Butterworth high-
pass filter prototype in Fig. 12, the passive element values
are selected as RL = RS = 1 kΩ and C2 = 10 nF, which are
fabricated with 10 % tolerances. The cut-off frequency is
11.22 kHz. The DCCII is designed with the commercially
available AD844/ADs of Analog Devices with supply volt-
ages of VDD = +15 V and VSS = −15 V [39]. A sine wave-
form with a peak-to-peak voltage of 1.2 V is applied to the
C1RS
RL
Vout
+–Vin LEq1
C2 C3
LEq2
C RIin
ILP IHP IBP
LEq
RS
RL
Vout
+–Vin LEq
C2
Fig. 12. 2nd-order high-pass Butterworth ladder filter prototype
used in the experiment.
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Figure 10. Experimental results: Ideal and measured frequency responses of the second-order Butterworth 
high-pass filter   
Fig. 13. Experimental results: Ideal a d mea ured frequency re-
sponses of the 2nd-order Butterworth high-pass filter.
filter constructed with above mentioned passive element val-
ues. Theoretical and measurement data of the frequency re-
sponses are depicted in Fig. 13. The experimental results
quite agree with theoretical results.
5. Conclusions
DCCII is an active element that combines features of
current differencing unit and CCII. In this paper, we em-
phasized advantage of DCCII presenting six novel grounded
inductor simulator topologies. The proposed circuits use
minimum number of elements and do not have the element
matching restriction. The performance of the selected in-
ductor simulator was tested in 5th-order high-pass LC pas-
sive ladder prototype, in LCR parallel resonant circuit, and
in high-pass filter prototype. Simulation and experimental
results well confirm the theoretical analysis.
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